

6502 revival

The rapidly changing world of technology means that processors quickly become anachronistic. One such example is the 6502. Although still a satisfactory performer, it looks a bit jaded in the light of recent developments. Simon Taylor and Bob Watford explain how Rockwell International has given it a 'facelift'.

The 6502 microprocessor has been with us for a good few years now; reputable computers using the 6502 include the first 'Personal Computers', the PET and the Apple II, and more recently the Oric, VIC-20 and the BBC Micro.

This fine old workhorse sometimes looks a little jaded compared to some of the more recent developments such as the 68000 and even the 6809 and could do with something of a 'facelift'.

Rockwell International, one of the manufacturers of the 6502, has recog-

nised the need for a 6502 facelift and produced a new, pin-compatible, instruction-compatible 6502 processor.

The R65C02, as it is called, is manufactured in CMOS technology which gives it some distinct advantages over NMOS:

(1) Power consumption at 1MHz is only 20mw compared with the NMOS consumption of 450mw. This will also allow battery-run computers to be designed using the new CMOS peripheral chips.

(2) CMOS also has a far better tolerance

to supply voltage and, of course, better noise immunity.

(3) CMOS, due to its lower power consumption and heat dissipation, makes possible a more compact architecture, which, in turn, has allowed Rockwell to add more instructions to the CPU.

Using an R65C02

Let's look at these extra instructions and various methods of utilising an R65C02 in an existing micro (Fig 1).

Zero page indirect and indirect indexed by X are totally new addressing modes. In the zero page indirect mode, the second byte contains a zero page address containing the 16-bit address that gives the effective address. Indirect indexed by X takes the second and third bytes of the instruction and adds these to the X register to give the effective address. This is useful for implementations of jump tables.

The most significant digit will change in the opcode to give the bit being tested: that is, the opcode for SMB 2 is A7.

Many 6502 programs will contain sequences such as:

```
TXA
PHA
TYA
PHA
```

to save the index registers on the stack, or

```
LDA $00
ORA £$01
STA $00
```

to set a bit in a particular byte in zero page.

The above examples use four bytes and 10 clock cycles, and six bytes and eight clock cycles respectively.

With the 65C02, however, these become:

```
PHX
PHY
and
SMB 0,$00
```

These are equivalent program sequences performing exactly the same function, but they do not destroy the accumulator. They also use only two bytes each and six and five clock cycles

(courtesy Rockwell International).

Hex	Mnemonic	Addressing mode	Description
72	ADC	ZP Indirect (1)	Add memory to accumulator with carry
32	AND	ZP Indirect (1)	AND memory with accumulator
0F-7F	BBR (2)	Zero page	Branch on bit reset
8F-FF	BBS(2)	Zero Page	Branch on bit set
3C	BIT	Absolute,X	Test memory bits with accumulator
34	BIT	Zero page,X	
89	BIT	Immediate	
80	BRA	Relative	Branch relative always
D2	CMP	ZP Indirect (1)	Compare memory with accumulator
3A	DEC	Accumulator	Decrement accumulator
52	EOR	ZP Indirect (1)	EXOR memory with accumulator
1A	INC	Accumulator	Increment accumulator
7C	JMP	Indirect,X (1)	Jump
B2	LDA	ZP Indirect (1)	Load accumulator with memory
12	ORA	ZP Indirect (1)	OR memory with accumulator
DA	PHX	Implied	Push X on stack
5A	PHY	Implied	Push Y on stack
FA	PLX	Implied	Pull X from stack
7A	PLY	Implied	Pull Y from stack
07-77	RMB (2)	Zero page	Reset memory bit
F2	SBC	ZP Indirect	Subtract memory from accumulator with borrow
87-F7	SMB (2)	Zero page	Set memory bit
12	STA	ZP Indirect	Store accumulator in memory
9C	STZ	Absolute	Store zero
9E	STZ	Absolute,X	
64	STZ	Zero page	
74	STZ	Zero page,X	
1C	TRB	Absolute	Test and reset memory bits with accumulator
14	TRB	Zero page	
0C	TSB	Absolute	Test and set memory bits with accumulator
04	TSB	Zero page	

Fig 1 Opcodes

respectively. Hence, on most operations, savings of memory space and program execution time can be achieved.

The main problem, however, when writing software for this processor is that the new opcodes are not included

can be defined for the new opcodes and the OPT directive can be used.

Implementation

To fit an R65C02 in your computer, you must first check the machine's running speed.

'Rockwell International, one of the manufacturers of the 6502, has recognised the need for a 6502 facelift and produced a new, pin-compatible, instruction-compatible 6502 processor.'

in the existing assembler! This can be solved by using .BYTE operands for all but the branch instructions, or, in the case of the BBC Micro, new functions

The following table will tell you what type of R65C02 to obtain for the relevant speeds:

1MHz R65C02P1

2MHz R65C02P2
3MHz R65C02P3
4MHz R65C02P4

So, for a BBC Micro you will need an R65C02P2.

1- and 2MHz versions are available now, and 3- and 4MHz versions will be available later this year.

Rockwell distributor, RCS Microsystems has put together a pack for BBC Micro owners consisting of an R65C02P2, a listing of a program enabling the new opcodes to be used in the BBC assembler (Fig 2) and an R65C02 data sheet.

The price is £17.25, incl VAT & p&p. Further information is available on (01) 979 2204. **END**

```

101 REM ADDING 65C02 OP-CODES TO THE
102 BBC ASSEMBLER
20 REM PROGRAM BY BOB WATFORD
30 REM
40 REM THE FIRST PART OF THE PROGRAM
401 SHOWS HOW THE NEW OP-CODES
402 ARE USED
50 REM
60 REM LINES BELOW 30000T MAY BE
601 DELETED, AND REPLACED BY YOUR
602 OWN CODE
70 REM
80 REM ZX SHOULD BE REPLACED BY THE
801 VARIABLE USED FOR 'OPT'
802 (eg. opt, PASS ETC)
90 REM
100 DIM CODEX &100
110 TEST=&12:BGTEST=&ABCD
120 FOR IZ=4 TO 7 STEP 3
1300 CODEX=PZ=&1000
140
150 OPT ZX
160 OPT FNBR(ZX,LABEL1)
170 OPT FNORA(ZX,TEST)
180 OPT FNAND(ZX,TEST)
190 OPT FNEOR(ZX,TEST)
200 OPT FNADC(ZX,TEST)
210 OPT FNSTA(ZX,TEST)
220 OPT FNLD(A,ZX,TEST)
230 OPT FNCMP(ZX,TEST)
240 OPT FNSBC(ZX,TEST)
250 LABEL1 OPT FNTSB(ZX,TEST)
260 OPT FNTRB(ZX,TEST)
270 OPT FNBIT(ZX,TEST)
280 OPT FNSTZ(ZX,TEST)
290 OPT FNSTZX(ZX,TEST)
300 OPT FNRM(B,ZX,0,TEST)
310 OPT FNRM(B,ZX,1,TEST)
320 OPT FNRM(B,ZX,2,TEST)
330 OPT FNRM(B,ZX,3,TEST)
340 OPT FNRM(B,ZX,4,TEST)
350 OPT FNRM(B,ZX,5,TEST)
360 OPT FNRM(B,ZX,6,TEST)
370 OPT FNRM(B,ZX,7,TEST)
380 OPT FNSMB(ZX,0,TEST)
390 OPT FNSMB(ZX,1,TEST)
400 OPT FNSMB(ZX,2,TEST)
410 OPT FNSMB(ZX,3,TEST)
420 OPT FNSMB(ZX,4,TEST)
430 OPT FNSMB(ZX,5,TEST)
440 OPT FNSMB(ZX,6,TEST)
450 OPT FNSMB(ZX,7,TEST)
460 OPT FNBITI(ZX,&AA)
470 OPT FNINCA(ZX)
480 OPT FNDECA(ZX)
490 OPT FNPHY(ZX)
500 OPT FNPLY(ZX)
510 OPT FNPHX(ZX)
520 OPT FNPLX(ZX)
530 OPT FNTSB(ZX,BGTEST)
540 OPT FNTRB(ZX,BGTEST)
550 OPT FNBIT(ZX,BGTEST)
560 OPT FNJMP(ZX,BGTEST)
570 OPT FNSTZ(ZX,BGTEST)
580 OPT FNSTZX(ZX,BGTEST)
590 OPT FNBR(ZX,0,TEST,L2)
600 L2 OPT FNBR(ZX,1,TEST,L3)
610 L3 OPT FNBR(ZX,2,TEST,L4)
620 L4 OPT FNBR(ZX,3,TEST,L5)
630 L5 OPT FNBR(ZX,4,TEST,L6)
640 L6 OPT FNBR(ZX,5,TEST,L7)
650 L7 OPT FNBR(ZX,6,TEST,L8)
660 L8 OPT FNBR(ZX,7,TEST,L9)
670 L9 OPT FNBR(ZX,0,TEST,L10)
680 L10 OPT FNBR(ZX,1,TEST,L11)
690 L11 OPT FNBR(ZX,2,TEST,L12)
700 L12 OPT FNBR(ZX,3,TEST,L13)
710 L13 OPT FNBR(ZX,4,TEST,L14)
720 L14 OPT FNBR(ZX,5,TEST,L15)
730 L15 OPT FNBR(ZX,6,TEST,L16)
740 L16 OPT FNBR(ZX,7,TEST,L9)
750
760 NEXT
770 REM THIS IS THE END OF
771 THE TEST PROGRAM
30000 REM START OF 65C02 FUNCTIONS
30001 END
30002 DEFFNBRA(opt%,where%)
30003 (OPT opt%:BNE where%:]
30004 IF opt%>3 0X?>2=&80 ELSE P?>2=&80
30005 opt%
30006 DEFFNBBS(opt%,bit%,address%,where%)
30007 (OPT opt%:BNE where%:]
30008 IF opt%>3 0X?>2=&8F+bit%*16:0X?0=(0X
?>1)-1:0X?>1=address%:0X=0X+1 ELSE P?>2=
&8F+bit%*16:P?0=(P?>1)-1:P?>1=address
%
30009 P?>1
30010 opt%
30011 DEFFNBRR(opt%,bit%,address%,where%)
30012 (OPT opt%:BNE where%:]
30013 IF opt%>3 0X?>2=&0F+bit%*16:0X?0=(0X
?>1)-1:0X?>1=address%:0X=0X+1 ELSE P?>2=
&0F+bit%*16:P?0=(P?>1)-1:P?>1=address
%
30014 P?>1
30015 opt%
30016 DEFFFNPHY(opt%)
30017 (OPT opt%:EQUB &5A:]
30018 opt%
30019 DEFFFNPLY(opt%)
30020 (OPT opt%:EQUB &7A:]
30021 opt%
30022 DEFFFNPHX(opt%)
30023 (OPT opt%:EQUB &DA:]
30024 opt%
30025 DEFFFNPLX(opt%)
30026 (OPT opt%:EQUB &FA:]
30027 opt%
30028 DEFFFNRM(B,opt%,bit%,address%)
30029 (OPT opt%:EQUB bit%*16+&07:EQUB add
ress%:]
30030 opt%
30031 DEFFFNRM(B,opt%,bit%,address%)
30032 (OPT opt%:EQUB bit%*16+&07:EQUB add
ress%:]
30033 opt%
30034 DEFFFNINCA(opt%)
30035 (OPT opt%:EQUB &1A:]
30036 opt%
30037 DEFFFNDECA(opt%)
30038 (OPT opt%:EQUB &3A:]
30039 opt%
30040 DEFFFNTRB(opt%,address%)
30041 IF address%>&FF (OPT opt%:EQUB &0C:E
QUW address%:] ELSE (OPT opt%:EQUB &04:E
QUB address%:]
30042 opt%
30043 DEFFFNTRB(opt%,address%)
30044 IF address%>&FF (OPT opt%:EQUB &1C:E
QUW address%:] ELSE (OPT opt%:EQUB &14:E
QUB address%:]
30045 opt%
30046 DEFFFNSTZ(opt%,address%)
30047 IF address%>&FF (OPT opt%:EQUB &9C:E
QUW address%:] ELSE (OPT opt%:EQUB &64:E
QUB address%:]
30048 opt%
30049 DEFFFNSTZX(opt%,address%)
30050 IF address%>&FF (OPT opt%:EQUB &9E:E
QUW address%:] ELSE (OPT opt%:EQUB &74:E
QUB address%:]
30051 opt%
30052 DEFFFNORA(opt%,address%)
30053 (OPT opt%:EQUB &12:EQUB address%:]
30054 opt%
30055 DEFFFNAND(opt%,address%)
30056 (OPT opt%:EQUB &32:EQUB address%:]
30057 opt%
30058 DEFFFNOR(opt%,address%)
30059 (OPT opt%:EQUB &52:EQUB address%:]
30060 opt%
30061 DEFFFNADC(opt%,address%)
30062 (OPT opt%:EQUB &72:EQUB address%:]
30063 opt%
30064 DEFFFNSTA(opt%,address%)
30065 (OPT opt%:EQUB &92:EQUB address%:]
30066 opt%
30067 DEFFFNLD(A,opt%,address%)
30068 (OPT opt%:EQUB &B2:EQUB address%:]
30069 opt%
30070 DEFFFNCMP(opt%,address%)
30071 (OPT opt%:EQUB &D2:EQUB address%:]
30072 opt%
30073 DEFFFNBC(opt%,address%)
30074 (OPT opt%:EQUB &F2:EQUB address%:]
30075 opt%
30076 DEFFFNJMP(opt%,address%)
30077 (OPT opt%:EQUB &7C:EQUW address%:]
30078 opt%
30079 DEFFFNBIT(opt%,address%)
30080 IF address%>&FF (OPT opt%:EQUB &3C:E
QUW address%:] ELSE (OPT opt%:EQUB &34:E
QUB address%:]
30081 opt%
30082 DEFFFNBITI(opt%,byte%)
30083 (OPT opt%:EQUB &89:EQUB byte%:]
30084 opt%

```

Fig 2 Program listing

(courtesy Rockwell International).

Hex	Mnemonic	Addressing mode	Description
72	ADC	ZP Indirect (1)	Add memory to accumulator with carry
32	AND	ZP Indirect (1)	AND memory with accumulator
0F-7F	BBR (2)	Zero page	Branch on bit reset
8F-FF	BBS(2)	Zero Page	Branch on bit set
3C	BIT	Absolute,X	Test memory bits with accumulator
34	BIT	Zero page,X	
89	BIT	Immediate	
80	BRA	Relative	Branch relative always
D2	CMP	ZP Indirect (1)	Compare memory with accumulator
3A	DEC	Accumulator	Decrement accumulator
52	EOR	ZP Indirect (1)	EXOR memory with accumulator
1A	INC	Accumulator	Increment accumulator
7C	JMP	Indirect,X (1)	Jump
B2	LDA	ZP Indirect (1)	Load accumulator with memory
12	ORA	ZP Indirect (1)	OR memory with accumulator
DA	PHX	Implied	Push X on stack
5A	PHY	Implied	Push Y on stack
FA	PLX	Implied	Pull X from stack
7A	PLY	Implied	Pull Y from stack
07-77	RMB (2)	Zero page	Reset memory bit
F2	SBC	ZP Indirect	Subtract memory from accumulator with borrow
87-F7	SMB (2)	Zero page	Set memory bit
12	STA	ZP Indirect	Store accumulator in memory
9C	STZ	Absolute	Store zero
9E	STZ	Absolute,X	
64	STZ	Zero page	
74	STZ	Zero page,X	
1C	TRB	Absolute	Test and reset memory bits with accumulator
14	TRB	Zero page	
0C	TSB	Absolute	Test and set memory bits with accumulator
04	TSB	Zero page	

Fig 1 Opcodes

1ST REM ADDING 65C02 OP-CODES TO THE
 10 REM BBC ASSEMBLER
 20 REM PROGRAM BY BOB WATFORD
 30 REM
 40 REM THE FIRST PART OF THE PROGRAM
 50 REM SHOWS HOW THE NEW OP-CODES
 60 REM ARE USED

50 REM LINES BELOW 30000 MAY BE
 60 REM DELETED, AND REPLACED BY YOUR
 OWN CODE

70 REM
 80 REM Z% SHOULD BE REPLACED BY THE
 VARIABLE USED FOR 'OPT'
 (eg. opt, PASS ETC)

90 REM
 100 DIM CODE% &100
 110 TEST=&12:BGTEST=&ABCD
 120 FOR I%=4 TO 7 STEP 3
 130 CODE%=CODE%+P%=&1000
 140
 150 OPT Z%
 160 OPT FNBR (Z%, LABEL1)
 170 OPT FNOR (Z%, TEST)
 180 OPT FNAND (Z%, TEST)
 190 OPT FNEOR (Z%, TEST)
 200 OPT FNADC (Z%, TEST)
 210 OPT FNSTA (Z%, TEST)
 220 OPT FNLD (Z%, TEST)
 230 OPT FNCMP (Z%, TEST)
 240 OPT FNSBC (Z%, TEST)
 250 LABEL1 OPT FNTSB (Z%, TEST)
 260 OPT FNTRB (Z%, TEST)
 270 OPT FNBIT (Z%, TEST)
 280 OPT FNSTZ (Z%, TEST)
 290 OPT FNSTZX (Z%, TEST)
 300 OPT FNRM (Z%, 0, TEST)
 310 OPT FNRM (Z%, 1, TEST)
 320 OPT FNRM (Z%, 2, TEST)
 330 OPT FNRM (Z%, 3, TEST)
 340 OPT FNRM (Z%, 4, TEST)
 350 OPT FNRM (Z%, 5, TEST)
 360 OPT FNRM (Z%, 6, TEST)
 370 OPT FNRM (Z%, 7, TEST)
 380 OPT FNSMB (Z%, 0, TEST)
 390 OPT FNSMB (Z%, 1, TEST)
 400 OPT FNSMB (Z%, 2, TEST)
 410 OPT FNSMB (Z%, 3, TEST)
 420 OPT FNSMB (Z%, 4, TEST)
 430 OPT FNSMB (Z%, 5, TEST)
 440 OPT FNSMB (Z%, 6, TEST)
 450 OPT FNSMB (Z%, 7, TEST)
 460 OPT FNBITI (Z%, &AA)
 470 OPT FNINCA (Z%)
 480 OPT FNDECA (Z%)
 490 OPT FNPHY (Z%)
 500 OPT FNPLY (Z%)
 510 OPT FNPLX (Z%)
 520 OPT FNPLX (Z%)
 530 OPT FNTSB (Z%, BGTEST)
 540 OPT FNTRB (Z%, BGTEST)
 550 OPT FNBIT (Z%, BGTEST)
 560 OPT FNJMP (Z%, BGTEST)
 570 OPT FNSTZ (Z%, BGTEST)
 580 OPT FNSTZX (Z%, BGTEST)
 590 OPT FNBR (Z%, 0, TEST, L2)
 600 L2 OPT FNBR (Z%, 1, TEST, L3)
 610 L3 OPT FNBR (Z%, 2, TEST, L4)
 620 L4 OPT FNBR (Z%, 3, TEST, L5)
 630 L5 OPT FNBR (Z%, 4, TEST, L6)
 640 L6 OPT FNBR (Z%, 5, TEST, L7)
 650 L7 OPT FNBR (Z%, 6, TEST, L8)
 660 L8 OPT FNBR (Z%, 7, TEST, L9)
 670 L9 OPT FNBR (Z%, 0, TEST, L10)

680 L10 OPT FNBR (Z%, 1, TEST, L11)
 690 L11 OPT FNBR (Z%, 2, TEST, L12)
 700 L12 OPT FNBR (Z%, 3, TEST, L13)
 710 L13 OPT FNBR (Z%, 4, TEST, L14)
 720 L14 OPT FNBR (Z%, 5, TEST, L15)
 730 L15 OPT FNBR (Z%, 6, TEST, L16)
 740 L16 OPT FNBR (Z%, 7, TEST, L9)
 750
 760 NEXT

770 REM THIS IS THE END OF
 THE TEST PROGRAM
 30000 REM START OF 65C02 FUNCTIONS

30001 END
 30002 DEFFNBRA (opt%, where%)
 30003 [OPT opt%:BNE where%:]
 30004 [FOPT opt%>3 0%?-2=&80 ELSEP%?-2=&80
 30005=opt%
 30006 DEFFNBBS (opt%, bit%, address%, where%)
 30007 [OPT opt%:BNE where%:]
 30008 [FOPT opt%>3 0%?-2=&8F+bit%*16:0%?0=(0%
 ?-1)-1:0%?-1=address%:0%?0=0%+1 ELSEP%?-2=
 &8F+bit%*16:P%?0=(P%?-1)-1:P%?-1=address
 %
 30009 P%=P%+1
 30010=opt%
 30011 DEFFNBBR (opt%, bit%, address%, where%)
 30012 [OPT opt%:BNE where%:]
 30013 [FOPT opt%>3 0%?-2=&8F+bit%*16:0%?0=(0%
 ?-1)-1:0%?-1=address%:0%?0=0%+1 ELSEP%?-2=
 &8F+bit%*16:P%?0=(P%?-1)-1:P%?-1=address
 %
 30014 P%=P%+1
 30015=opt%
 30016 DEFFNPHY (opt%)
 30017 [OPT opt%:EQU &5A:]
 30018=opt%
 30019 DEFFNPLY (opt%)
 30020 [OPT opt%:EQU &7A:]
 30021=opt%
 30022 DEFFNPHX (opt%)
 30023 [OPT opt%:EQU &DA:]
 30024=opt%
 30025 DEFFNPLX (opt%)
 30026 [OPT opt%:EQU &FA:]
 30027=opt%
 30028 DEFFNRMB (opt%, bit%, address%)
 30029 [OPT opt%:EQU bit%*16+&07:EQU add
 res%:]
 30030=opt%
 30031 DEFFNSMB (opt%, bit%, address%)
 30032 [OPT opt%:EQU bit%*16+&87:EQU add
 res%:]
 30033=opt%
 30034 DEFFNINCA (opt%)
 30035 [OPT opt%:EQU &1A:]
 30036=opt%
 30037 DEFFNDECA (opt%)
 30038 [OPT opt%:EQU &3A:]
 30039=opt%

30040 DEFFNTSB (opt%, address%)
 30041 [IF address%>&FF [OPT opt%:EQU &0C:E
 QUW address%:] ELSE [OPT opt%:EQU &04:E
 QUW address%:]
 30042=opt%
 30043 DEFFNTRB (opt%, address%)
 30044 [IF address%>&FF [OPT opt%:EQU &1C:E
 QUW address%:] ELSE [OPT opt%:EQU &14:E
 QUW address%:]
 30045=opt%
 30046 DEFFNSTZ (opt%, address%)
 30047 [IF address%>&FF [OPT opt%:EQU &9C:E
 QUW address%:] ELSE [OPT opt%:EQU &64:E
 QUW address%:]
 30048=opt%
 30049 DEFFNSTZX (opt%, address%)
 30050 [IF address%>&FF [OPT opt%:EQU &9E:E
 QUW address%:] ELSE [OPT opt%:EQU &74:E
 QUW address%:]
 30051=opt%
 30052 DEFFNORA (opt%, address%)
 30053 [OPT opt%:EQU &12:EQU address%:]
 30054=opt%
 30055 DEFFNAND (opt%, address%)
 30056 [OPT opt%:EQU &32:EQU address%:]
 30057=opt%
 30058 DEFFNEOR (opt%, address%)
 30059 [OPT opt%:EQU &52:EQU address%:]
 30060=opt%
 30061 DEFFNADC (opt%, address%)
 30062 [OPT opt%:EQU &72:EQU address%:]
 30063=opt%
 30064 DEFFNSTA (opt%, address%)
 30065 [OPT opt%:EQU &92:EQU address%:]
 30066=opt%
 30067 DEFFNLDA (opt%, address%)
 30068 [OPT opt%:EQU &B2:EQU address%:]
 30069=opt%
 30070 DEFFNCMP (opt%, address%)
 30071 [OPT opt%:EQU &D2:EQU address%:]
 30072=opt%
 30073 DEFFNSBC (opt%, address%)
 30074 [OPT opt%:EQU &F2:EQU address%:]
 30075=opt%
 30076 DEFFNJMP (opt%, address%)
 30077 [OPT opt%:EQU &7C:EQUW address%:]
 30078=opt%
 30079 DEFFNBIT (opt%, address%)
 30080 [IF address%>&FF [OPT opt%:EQU &3C:E
 QUW address%:] ELSE [OPT opt%:EQU &34:E
 QUW address%:]
 30081=opt%
 30082 DEFFNBITI (opt%, byte%)
 30083 [OPT opt%:EQU &89:EQU byte%:]
 30084=opt%

Fig 2 Program listing